Agilent Technologies ESG Guia do Utilizador Página 203

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
Vista de página 202
Chapter 6 187
BERT Testing
Bit Error Rate Tester–Option UN7
Clock Delay Function
In this example, the clock delay function is off. Figure 6-21 shows the input of the internal
error detector of UN7 through AUX I/O and indicates that the data is delayed from the clock.
Figure 6-21
CH1: BER TEST OUT (pin 20 of AUX I/O connector)
CH2: BER MEAS END (pin 1 of AUX I/O connector)
In this example, the clock delay function is on. The rising edge of the clock was delayed by
200 ns and was adjusted to the center of the data. Figure 6-22 indicates the result of the using
the clock delay function.
Figure 6-22
CH1
CH2
CH1
CH2
Vista de página 202
1 2 ... 198 199 200 201 202 203 204 205 206 207 208 ... 501 502

Comentários a estes Manuais

Sem comentários