
Design step 1: Create the ATC2 core
Use Xilinx Core Inserter or EDK
to select your ATC2 parameters
and to create a debug core that
best matches your development
needs. Parameters include
number of pins, number of signal
banks, the type of measurement
(state or timing), and other ATC2
attributes.
Design step 2: Select groups of
signals to probe
Specify banks of internal signals
that are potential candidates for
MSO measurements (using Xilinx
Core Inserter or EDK).
A quick tour of the application
3
Comentários a estes Manuais